Impact of Dynamic Voltage Scaling on Nano-Scale Circuit Optimization
45-nm CMOS Technology
978-3-8465-8454-5
3846584541
68
2012-02-22
49.00 €
eng
https://images.our-assets.com/cover/230x230/9783846584545.jpg
https://images.our-assets.com/fullcover/230x230/9783846584545.jpg
https://images.our-assets.com/cover/2000x/9783846584545.jpg
https://images.our-assets.com/fullcover/2000x/9783846584545.jpg
Circuit designers perform optimization procedures targeting speed and power. Gate sizing can be applied to optimize for speed, while Dual-VT and Dynamic Voltage Scaling (DVS) can be applied to optimize for leakage and dynamic power, respectively. Both gate sizing and Dual-VT are design-time techniques applied to the circuit at a fixed voltage. DVS is a run-time technique and implies that the circuit will be operating at a different voltage than that used during optimization at design-time. After some analysis, the risk of non-critical paths becoming critical paths at run-time is detected under these circumstances. The following questions arise: 1) should we take DVS into account during optimization? 2) Does DVS impose any restrictions to design-time circuit optimizations? This is a case study of applying DVS to a circuit that has been optimized for speed and power, and aims at answering the previous two questions. We used a 45-nm CMOS design kit and flow for ISCAS’85 c432. Results showed that we should not optimize using Dual-VT at an arbitrary voltage but at the lowest in the DVS range, otherwise non-critical paths might become critical paths at run-time.
https://morebooks.shop/books/gb/published_by/lap-lambert-academic-publishing/47/products
Monographies
https://morebooks.shop/store/gb/book/impact-of-dynamic-voltage-scaling-on-nano-scale-circuit-optimization/isbn/978-3-8465-8454-5